Concord: Homogeneous Programming for Heterogeneous Architectures

Rajkishore Barik, Intel Labs Brian T.Lewis, Intel Labs

Heterogeneous Platforms

- Heterogeneity is ubiquitous: mobile devices, laptops, servers, & supercomputers
- Emerging hardware trend: CPU & GPU cores integrated on same die, share physical memory & even last-level cache



2ND GEN APU ARCHITECTURE: MAJOR ENHANCEMENTS Dual Channel DDR3 **DDR3** Controller Memory Controller GN AMD HD Media Accelerator (UVD, AMD Accelerated UNB Video Converter) L2 **Unified Northbridge** Cache Cache GPU "Northern Islands" AMD Radeon™ GPU Dual Dual Up to 4 Core Core "Piledriver" Cores with 2MB L2 x86 x86 Module Module IDMI, DisplayPort 1.2, **DVI controllers** PCI Express I/O -Display Pt I 24 lanes, optional digital PCle display interfaces

AMD Trinity

Source: http://www.hardwarezone.com.my/feature-amd-trinity-apu-look-inside-2nd-generation-apu/conclusion-118

How do we program these integrated GPU systems?

3/2/2014

Motivation: GPU Programming

- Existing work: regular data-parallel applications using arraybased data structures map well to the GPUs
 - OpenCL 1.x, CUDA, OpenACC, C++ AMP, ...
- Enable other existing multi-core applications to quickly take advantage of the integrated GPUs
 - Often use object-oriented design, pointers
 - Enable pointer-based data structures on the GPU
 - Irregular applications on GPU: benefits are not well-understood
 - Data-dependent control flow
 - Graph-based algorithms such as BFS, SSSP, etc.

Widen the set of applications that target GPUs

Contributions

- <u>Concord</u>: a seamless C++ heterogeneous programming framework for integrated CPU and GPU processors
 - Shared Virtual Memory (SVM) in software
 - share <u>pointer-containing data structures</u> like trees
 - Adapts existing data-parallel C++ constructs to heterogeneous computing: TBB, OpenMP
 - Supports most C++ features including virtual functions
 - Demonstrates programmability, performance, and energy benefits of SVM



 Available open source as Intel Heterogeneous Research Compiler (iHRC) at <u>https://github.com/IntelLabs/iHRC/</u>

Concord Framework



Concord C++ programming constructs

Concord extends TBB APIs:

template <class Body> parallel_reduce_hetero (int numiters, const Body &B, bool device);

Supported C++ features:

- Classes
- Namespaces
- Multiple inheritance
- Templates
- Operator and function overloading
- Virtual functions

Existing TBB APIs:

template <typename Index, typename Body>
parallel_for (Index first, Index last, const Body& B)

template <typename Index, typename Body> parallel_reduce (Index first, Index last, const Body& B)

Concord C++ Example: Parallel LinkedList Search



Minimal differences between two versions

Example: parallel_for_hetero

Example: parallel_reduce_hetero

```
class Bar {
   float *A, sum;
   public:
      Bar(float *a_): A(a_), sum(0.0f) { }
      void operator()(int i) { // execute in parallel
          sum = f(A[i]); // compute local sum
      }
      void join(Bar &rhs) {
          sum += rhs.sum; // perform reduction
       }
}:
Bar b = new Bar(A);
parallel_reduce_hetero (1024, *b, GPU); // Data parallel reduction on GPU
```

Restrictions

- No guarantee that the parallel loop iterations will be executed in parallel
- No ordering among different parallel iterations
 - Floating-point determinism is not guaranteed
- Features not yet supported on the GPU
 - Recursion (except tail recursion which can be converted to loop)
 - Exception
 - Taking address of local variable
 - Memory allocation and de-allocation
 - Function calls via function pointers (virtual functions are handled)

Silently execute on CPU if these features are present in GPU code

Key Implementation Challenges

- Shared Virtual Memory (SVM) support to enable pointersharing between CPU and GPU
 - Compiler optimization to reduce SVM translation overheads
- Virtual functions on GPU
- Parallel reduction on GPU
- Compiler optimizations to reduce cache line contention

SVM Implementation on x86



SVM Translation in OpenCL code



- svm_const is a runtime constant and is computed once
- Every CPU pointer before dereference on the GPU is converted into GPU addressspace using AS_GPU_PTR

Compiler Optimization of SVM Translations



- Best strategy:
 - Eagerly convert to GPU addressspace & keep both CPU & GPU representations
 - If a store is encountered, use CPU representation
 - Additional optimizations
 - Dead-code elimination
 - Optimal code motion to perform redundancy elimination and place the translations

Virtual Functions on GPU



- Copy necessary metadata into shared memory for GPU access
 - Translate virtual function calls into if-then-else statements

Parallel Reduction on GPU



Compiler Optimization for Cache Contention

- Integrated GPUs often use a unified cache among all GPU cores
 - Contention among GPU cores to access same cache line
 - number of simultaneous read and write ports to a cache line may not be same as the number of GPU cores



 <u>Key idea</u>: Ensure that the j loop is accessed in a different order for each GPU core

Using GPU Memory hierarchy

- Stack allocated objects in C++ are promoted to OpenCL private memory
- Reductions are performed in OpenCL local shared memory
- Automatic generation of local memory code for regular applications (work-in-progress)

Compiler Details



- HeteroTBB pass:
 - identify and lower Concord constructs
 - Handles virtual functions
- Hetero pass:
 - Check restrictions
 - Generates a list of kernels
- HeteroGPU pass:
 - Perform compiler optimizations
 - Generate OpenCL code
- HeteroCPU pass:
 - Generates x86 executable with embedded OpenCL code

Runtime Details

- OpenCL host program
 - Setup shared region and map to an OpenCL buffer
- Extract OpenCL code and JIT to GPU binary
 - Vendor OpenCL compiler
- Compile all the kernels at once
 - Cache the binary per function for future invocations
 - Amortizes the cost
- Allows heterogeneous CPU+GPU execution

Case Study: Barnes-Hut

- An efficient algorithm for the N-body problem
 - Approximates far away bodies
- Algorithm:
 - Build an oct-tree representing positions of bodies
 - Update the centers of masses for all subtrees
 - Sort the bodies based on relative positions
 - Calculate gravitational forces between bodies (offload to GPU)
 - Update positions and velocities
- Takes advantage of (shared) pointers



Barnes-Hut CUDA Kernel

```
void ForceCalculationKernel()
```

```
if (0 == threadIdx.x) {
  tmp = radiusd;
  dq[0] = tmp * tmp * itolsqd;
  for (i = 1; i < maxdepthd; i++) {
    dq[i] = dq[i - 1] * 0.25f;
    dq[i - 1] += epssqd;
  }
  dq[i - 1] += epssqd;
  if (maxdepthd > MAXDEPTH) {
     *errd = maxdepthd;
  }
}___syncthreads();
if (maxdepthd <= MAXDEPTH) {</pre>
```

```
base = threadIdx.x / WARPSIZE;
sbase = base * WARPSIZE;
j = base * MAXDEPTH;
diff = threadIdx.x - sbase;
if (diff < MAXDEPTH) {
    dq[diff+j] = dq[diff];
  }
  ___syncthreads();
```

```
if (n \ge 0)
  // iterate over all bodies assigned to thread
                                                                 dx = posxd[n] - px;
  for (k = threadIdx.x + blockIdx.x * blockDim.x;
                                                                 dy = posyd[n] - py;
k < nbodiesd; k += blockDim.x * gridDim.x) {</pre>
                                                                 dz = poszd[n] - pz;
                                                                 tmp = dx^*dx + (dy^*dy + (dz^*dz +
   i = sortd[k]; // get permuted/sorted index
   // cache position info
                                                         epssgd)); // compute distance squared
                                                         (plus softening)
    px = posxd[i];
                                                                 if ((n < nbodiesd) || __all(tmp >=
   py = posyd[i];
                                                         dg[depth])) { // check if all threads
    pz = poszd[i];
                                                         agree that cell is far enough away (or is
                                                         a body)
    ax = 0.0f:
   ay = 0.0f;
                                                                  tmp = rsgrtf(tmp); // compute
    az = 0.0f:
                                                         distance
                                                                  tmp = massd[n] * tmp * tmp *
   // initialize iteration stack, i.e., push root
                                                         tmp;
                                                                  ax += dx * tmp;
node onto stack
                                                                  ay += dy * tmp;
    depth = i;
    if (sbase == threadIdx.x) {
                                                                  az += dz * tmp;
     node[j] = nnodesd;
                                                                 } else {
                                                                  // push cell onto stack
     pos[j] = 0;
                                                                  depth++;
                                                                  if (sbase == threadIdx.x) {
   while (depth \geq j) {
                                                                    node[depth] = n;
                                                                    pos[depth] = 0;
     // stack is not empty
     while ((t = pos[depth]) < 8) {
      // node on top of stack has more children
                                                                } else {
to process
      n = childd[node[depth]*8+t]; // load child
                                                                 depth = max(j, depth - 1); //
                                                         early out because all remaining children
pointer
                                                         are also zero
      if (sbase == threadIdx.x) {
       // I'm the first thread in the warp
       pos[depth] = t + 1;
                                                              depth--; // done with this level
```

if (stepd > 0) {
 // update
velocity
 velxd[i] += (ax accxd[i]) * dthfd;
 velyd[i] += (ay accyd[i]) * dthfd;
 velzd[i] += (az acczd[i]) * dthfd;
 }

```
// save computed
acceleration
    accxd[i] = ax;
    accyd[i] = ay;
    acczd[i] = az;
    }
}
```

Source: http://www.gpucomputing.net/?q=node/1314

~100 Lines of CUDA Code with optimization, hard to read and maintain

3/2/2014

Barnes-Hut Concord C++ Kernel

```
void update (BH_Tree **stack, Body *body) {
1
2.
       while(!stack.empty()) {
3.
           Octree *tree = stack.top();
4.
           stack.pop();
5.
           Octree **children = ((OctreeInternal*)tree)->child;
6.
           for(int i=0;i<8;i++) {</pre>
7.
              Octree *child = children[i];
8.
              if (!child) continue;
9.
              if (child->nodeType == LEAF || body->pos.distance(child->pos)
10
                        * THETA > child->box.size()) {
11.
                  computeForce(body, child);
12
              } else {
13
                  stack.push(child);
14.
              }
15.
       }
16.}
```

- distance is 5 lines. computeForce is 9 lines. push is 2 lines and pop is 1 line
- Total 33 lines of code
- No extra host code for device malloc and data copy

Experimental setup

- Experimental Platform:
 - Intel Core 4th Generation Ultrabook
 - CPU: 2 cores, hyper-threaded, 1.7GHz
 - GPU: Intel HD Graphics 5000 with 40 cores, 200MHz-1.1GHz
 - Power envelope 15W
 - Intel Core 4th Generation Desktop
 - CPU: 4 cores, hyper-threaded, 3.4GHz
 - GPU: Intel HD Graphics 4600 with 20 cores, 350MHz-1.25GHz
 - · Power envelope 84W
- Energy measurements: MSR_PKG_ENERGY_STATUS
- Comparison with multi-core CPU:
 - 1. GPU-SPEEDUP: speedup using GPU execution
 - 2. GPU-ENERGY-SAVINGS: energy savings using GPU execution

Workloads

Benchmarks	Origin	Input	LoC	Device LoC	Data Structure	Parallel Construct
BarnesHut	In-house	1M bodies	828	105	Tree	Parallel_for
BFS	Galois	V =6.2M E =15M	866	19	Graph	Parallel_for
Btree	Rodinia	Command.txt	3111	84	Tree	Parallel_for
ClothPhysics	Intel	V =50K E =200K	9234	411	Graph	Parallel_reduce
ConnComp	Galois	V =6.2M E =15M	473	36	Graph	Parallel_for
FaceDetect	OpenCV	3000×2171	3691	378	Cascade	Parallel_for
Raytracer* *uses virtua	In-house function	sphere=256, material=3, light=5	843	134	Graph	Parallel_for
Skip_List	In-house	50M keys	467	21	Linked-list	Parallel_for
SSSP	Galois	V =6.2M E =15M	1196	19	graph	Parallel_for

Overheads (on desktop system)



• Other overheads (excluding compile-time) is ~90 microseconds

Dynamic estimates of irregularity



BFS, Btree, ConnComp, FaceDetect, SkipList & SSSP exhibit a lot of irregularities (>50%)
FaceDetect exhibits maximum percentage of memory irregularities

Overhead of SW-based SVM implementation

---GPU-OPENCL ----GPU-CONCORD



SW-based SVM overhead is negligible for smaller images and is ~6% for the largest image

Ultrabook: Speedup & Energy savings compared to multicore CPU



Average speedup of 2.5x and energy savings of 2x vs. multicore CPU

Desktop: Speedup & Energy savings compared to multicore CPU



Average speedup of 1.01x and energy savings of 1.7x vs. multicore CPU

Regular Workloads on Quad-core desktop: Speedup compared to multi-core CPU



Automatic local memory code generation can further boost performance

CPU+GPU Performance on HSW Desktop



- CPU-alone and GPU-alone do not give the best performance
- Hybrid CPU+GPU is necessary

Comparison with Manual code

BTree from Rodinia: Concord takes 2.68s vs. 3.26s for hand-coded OpenCL on the Desktop Haswell system

Conclusions & Future work

- Runs out-of-the-box C++ applications on GPU
 - No new language invention
- Demonstrates that SVM is a key enabler in programmer productivity of heterogeneous systems
- Implements SVM in software with low-overhead
- Implements virtual functions and parallel reductions on GPU
- Saves energy of 2.04x on Ultrabook and 1.7x on Desktop compared to multi-core CPU for irregular applications
- Hybrid CPU+GPU execution looks promising for both performance and energy
- Future work:
 - Support advanced features on GPU: exceptions, memory allocation, locks, etc.
 - Improve combined CPU+GPU heterogeneous execution

Cloth Physics demo using Concord:



Questions?

Please try it out: https://github.com/IntelLabs/iHRC/

Backup

Ultrabook: Speedup compared to multicore CPU



Average speedup of 2.5x vs. multicore CPU

Ultrabook: Energy savings compared to multi-core CPU



Desktop: Speedup compared to multi-core CPU



Desktop: Energy savings compared to multi-core CPU



Average energy savings of 1.7x vs. multicore CPU

GPU Programming is hard

